FSM Controller with Assertion-Based Verification

Multi-state Mealy/Moore FSM in SystemVerilog using strict 3-block coding style. SVA assertions verify transition correctness, output timing, and corner cases — reset during active state, illegal-state recovery, and back-to-back transitions.